

DS42MB100

4.25 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and Receive Equalization

General Description

The DS42MB100 is a signal conditioning 2:1 multiplexer and 1:2 fan-out buffer designed for use in backplane redundancy or cable driving applications. Signal conditioning features include input equalization and programmable output pre-emphasis that enable data communication in FR4 backplane up to 4.25 Gbps. Each input stage has a fixed equalizer to reduce ISI distortion from board traces.

All output drivers have four selectable levels of Pre-emphasis to compensate for transmission losses from long FR4 backplane or cable attenuation reducing deterministic jitter. The Pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switch-side output enable at-speed system testing. All receiver inputs are internally terminated with 100Ω differential terminating resistors. All driver outputs are internally terminated with 50Ω terminating resistors to V_{CC}


Features

- 2:1 multiplexer and 1:2 buffer
- 0.25 4.25 Gbps fully differential data paths
- Fixed input equalization
- Programmable output Pre-emphasis
- Independent pre-emphasis controls
- Programmable loopback modes
- On-chip terminations
- HBM ESD rating 6 kV on all pins
- +3.3V supply
- Lead-less LLP-36 package
- -40°C to +85°C operating temperature range


Applications

- Backplane driver or cable driver
- Redundancy and signal conditioning applications
- CPRI/OBSAI

Functional Block Diagram



Simplified Block Diagram



Pin Descriptions

Pin Name	Pin Number	I/O	Description					
LINE SIDE HIGH SPEED DIFFERENTIAL IO'S								
IN+	30	I	Inverting and non-inverting differential inputs at the line side. IN+ and IN- have an internal 50Ω					
IN-	31		connected to an internal reference voltage. See Figure 6.					
OUT+	30	0	Inverting and non-inverting differential outputs at the line side. OUT+ and OUT- have an internal					
OUT-	31		50Ω connected to V_{CC} .					
SWITCH SIDE HIGH SPEED DIFFERENTIAL IO'S								
OUT0+	3	0	Inverting and non-inverting differential outputs at the switch side. OUT0+ and OUT0- have an					
OUT0-	4		internal 50Ω connected to V_{CC} .					
OUT1+	22	0	Inverting and non-inverting differential outputs at the switch side. OUT1+ and OUT1- have an					
OUT1-	21		internal 50Ω connected to V_{CC} .					
IN0+	6	ı	Inverting and non-inverting differential inputs to the mux at the switch side. IN0+ and IN0- have an					
INO-	7		internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .					
IN1+	25	ı	Inverting and non-inverting differential inputs to the mux at the switch side. IN1+ and IN1- have an					
IN1-	24		internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .					
CONTROL (3	3.3V LVCMOS)						
MUX	19	ı	A logic low at MUX selects IN1±. MUX is internally pulled high. Default state for MUX is IN0±.					
EQL	11		A logic low enables the input equalizer on the line side. EQL is internally pulled high. Default is with					
			EQ disabled.					
EQS	36	ı	A logic low enables the input equalizer on the switch side. EQS is internally pulled high. Default is					
			with EQ disabled.					
DEL_0	18	I	DEL_0 and DEL_1 select the output Pre-emphasis of the line side drivers (OUT±).					
DEL_1	27		DEL_0 and DEL_1 are internally pulled high.					
DES_0	10	I	DES_0 and DES_1 select the output Pre-emphasis of the switch side drivers (OUT0±, OUT1±).					
DES_1	1		DES_0 and DES_1 are internally pulled high.					
LB0	28	ı	A logic low at LB0 enables the internal loopback path from IN0± to OUT0±. LB0 is internally pulled					
	ļ		high.					
LB1	26	I	A logic low at LB1 enables the internal loopback path from IN1± to OUT1±. LB1 is internally pulled					
			high.					
RSV	17	ı	Reserve pin to support factory testing. This pin can be left open, or tied to GND, or tied to GND					
			through an external pull-down resistor.					
POWER	 		In any and					
V _{CC}	5, 13, 15, 23,	P	$V_{CC} = 3.3V \pm 5\%$.					
	32		Each V _{CC} pin should be connected to the V _{CC} plane through a low inductance path, typically with a					
			via located as close as possible to the landing pad of the V _{CC} pin.					
			It is recommended to have a 0.01 μ F or 0.1 μ F, X7R, size-0402 bypass capacitor from each V_{CC}					
	0.0.0.10		pin to ground plane.					
GND	2, 8, 9, 12,	Р	Ground reference. Each ground pin should be connected to the ground plane through a low					
	14, 16, 20,		inductance path, typically with a via located as close as possible to the landing pad of the GND pin.					
GND	29, 35	P	DAR is the metal contact at the bottom side. legated at the contact of the LLB peakers. It should be					
GND	DAP		DAP is the metal contact at the bottom side, located at the center of the LLP package. It should be connected to the GND plane with at least 16 via to lower the ground impedance and improve the					
			thermal performance of the package.					
			The man performance of the package.					

3

Note: I = Input, O = Output, P = Power

Functional Description

The DS42MB100 is a signal conditioning 2:1 multiplexer and a 1:2 buffer designed to support port redundancy up to 4.25 Gbps. Each input stage has a fixed equalizer that provides equalization to compensate about 5 dB of transmission loss from a short backplane trace (about 10 inches backplane). The output driver has pre-emphasis (driver-side equalization) to compensate the transmission loss of the backplane that it is driving. The driver conditions the output signal such that the lower frequency and higher frequency pulses reach approximately the same amplitude at the end of the backplane, and minimize the deterministic jitter caused by the amplitude dis-

parity. The DS42MB100 provides four steps of user-selectable Pre-emphasis ranging from 0, -3, -6 and -9 dB to handle different lengths of backplane. *Figure 1* shows a driver Pre-emphasis waveform. The Pre-emphasis duration is 188ps nominal, corresponds to 0.8 bit-width at 4.25 Gbps. The Pre-emphasis levels of switch-side and line-side can be individually programmed.

The high speed inputs are self-biased to about 1.3V and are designed for AC coupling. The inputs are compatible to most AC coupling differential signals such as LVDS, LVPECL and CML.

TABLE 1. Logic Table For Multiplex Controls

MUX	Mux Function	
0	MUX select switch input, IN1±.	
1 (default)	MUX select switch input, IN0±.	

TABLE 2. Logic Table For Loopback Controls

LB0	Loopback Function	
0	able loopback from IN0± to OUT0±.	
1 (default)	Normal mode. Loopback disabled.	
LB1	Loopback Function	
0	Enable loopback from IN1± to OUT1±.	
1 (default)	Normal mode. Loopback disabled.	

TABLE 3. Line-Side Pre-Emphasis Controls

DEL_[1:0]	Pre-Emphasis Level in mV _{PP} (VODB)	Pre-Emphasis Level in mV _{PP} (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 Board Trace
0 0	1300	1300	0	10 inches
0 1	1300	920	-3	20 inches
1 0	1300	650	-6	30 inches
1 1	1300	461	-9	40 inches
(default)				

TABLE 4. Switch-Side Pre-Emphasis Controls

DES_[1:0]	Pre-Emphasis Level in mV _{PP} (VODB)	Pre-Emphasis Level in mV _{PP} (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 Board Trace
0 0	1300	1300	0	10 inches
0 1	1300	920	-3	20 inches
1 0	1300	650	-6	30 inches
1 1 (default)	1300	461	-9	40 inches

TABLE 5. EQ Controls for the Line Switch Sides

EQL or EQS	Equalizer Function		
0	Enable equalization.		
1 (default)	Normal mode. Equalization disabled.		





FIGURE 1. Driver Pre-Emphasis Differential Waveform (Showing All 4 Pre-Emphasis Steps)

Connection Diagram



Order number DS42MB100TSQ See NS Package Number SQA36A 20209003

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to 4V CMOS/TTL Input Voltage -0.3V to $(V_{CC} + 0.3V)$ CML Input/Output Voltage -0.3V to $(V_{CC} + 0.3V)$ Junction Temperature +150°C Storage Temperature -65°C to +150°C Lead Temperature Soldering, 4 seconds +260°C Thermal Resistance, θ_{IA} (Note 8) 26.2°C/W Thermal Resistance, θ_{JC} 3.3°C/W $\begin{array}{ll} \text{Thermal Resistance,} \Phi_{\text{JB}} & \text{11.1°C/W} \\ \text{ESD Rating (Note 10)} & \\ \text{HBM, 1.5 k}\Omega, \, 100 \, \text{pF} & 6 \, \text{kV} \\ \text{CDM} & 1.25 \, \text{kV} \\ \text{MM} & 350 \text{V} \\ \end{array}$

Recommended Operating Ratings

	Min	Тур	Max	Units	
Supply Voltage (V _{CC} -GND)	3.135	3.3	3.465	V	
Supply Noise Amplitude 10 Hz to 2 GHz			100	mV_PP	
Ambient Temperature	-40		85	°C	
Case Temperature			100	°C	

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
LVCMOS [C SPECIFICATIONS			•	•	
V _{IH}	High Level Input Voltage		2.0		V _{CC} +0.3	V
V _{IL}	Low Level Input Voltage		-0.3		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = V_{CC}$	-10		10	μΑ
I _{IL}	Low Level Input Current	V _{IN} = GND	75	94	124	μΑ
R _{PU}	Pull-High Resistance			35		kΩ
	SPECIFICATIONS	-				
V _{ID}	Differential Input Voltage Range (Note 9)	AC Coupled Differential Signal Below 1.25 Gbps Between 1.25 Gbps—3.125 Gbps Above 3.125 Gbps This parameter is not tested at production.	100 100 100		1750 1560 1200	mV _{P-P} mV _{P-P}
V _{ICM}	Common Mode Voltage at Receiver Inputs	Measured at receiver inputs reference to ground.		1.3		V
R _{ITD}	Input Differential Termination (Note 3)	On-chip differential termination between IN+ or IN –.	84	100	116	Ω
DRIVER SI	PECIFICATIONS					
V_{ODB}	Output Differential Voltage Swing without Pre-Emphasis (Note 4)	R_L = 100 Ω ±1% DES_1=DES_0=0 DEL_1=DEL_0=0 Driver Pre-emphasis disabled. Running K28.7 pattern at 4.25 Gbps. See <i>Figure 5</i> for test circuit.	1100	1300	1500	mV _{P-P}
V_{PE}	Output Pre-Emphasis Voltage Ratio 20*log(VODPE/VODB)	R _L = 100Ω ±1% Running K28.7 pattern at 4.25 Gbps DEx_[1:0]=00 DEx_[1:0]=01 DEx_[1:0]=10 DEx_[1:0]=11 x=S for switch side pre-emphasis control x=L for line side pre-emphasis control See Figure 1 on waveform. See Figure 5 for test circuit.		0 -3 -6 -9		dB dB dB dB

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
T _{PE}	Pre-Emphasis Width	Tested at -9 dB Pre-emphasis level, DEx[1:0]=11 x=S for switch side pre-emphasis control x=L for line side pre-emphasis control See Figure 4 on measurement condition.	125	188	250	ps
R _{OTSE}	Output Termination (Note 3)	On-chip termination from OUT+ or OUT- to V _{CC}	42	50	58	Ω
R _{OTD}	Output Differential Termination	On-chip differential termination between OUT+ and OUT-		100		Ω
ΔR _{OTSE}	Mis-Match in Output Termination Resistors	Mis-match in output terminations at OUT+ and OUT-			5	%
V _{OCM}	Output Common Mode Voltage			2.7		V
POWER D	ISSIPATION					
P _D	Power Dissipation	V_{DD} = 3.3V @ 25°C All outputs terminated by 100 Ω ±1%. DEL_[1:0]=0, DES_[1:0]=0 Running PRBS 2 ⁷ -1 pattern at 4.25 Gbps		0.45		w
AC CHAR	ACTERISTICS					
t _R	Differential Low to High Transition Time	Measured with a clock-like pattern at 4.25 Gbps, between 20% and 80% of the differential output		85		ps
t _F	Differential High to Low Transition Time	voltage. Pre-emphasis disabled. Transition time is measured with fixture as shown in <i>Figure 5</i> , adjusted to reflect the transition time at the output pins.		85		ps
t _{PLH}	Differential Low to High Propagation Delay	Measured at 50% differential voltage from input to output.			1	ns
t _{PHL}	Differential High to Low Propagation Delay				1	ns
t _{SKP}	Pulse Skew	It _{PHL} -t _{PLH} I			20	ps
t _{SKO}	Output Skew (Note 7)	Difference in propagation delay among data paths in the same device.			100	ps
t _{SKPP}	Part-to-Part Skew	Difference in propagation delay between the same output from devices operating under identical condition.			100	ps
t _{SM}	Mux Switch Time	Measured from $V_{\rm IH}$ or $V_{\rm IL}$ of the mux-control or loopback control to 50% of the valid differential output.		1.8	6	ns
RJ	Device Random Jitter (Note 5)	See Figure 5 for test circuit. Alternating 1-0 pattern. EQ and pre-emphasis disabled. At 0.25 Gbps At 1.25 Gbps At 4.25 Gbps			2 2 2	psrms psrms psrms
DJ	Device Deterministic Jitter (Note 6)	See Figure 5 for test circuit. EQ and pre-emphasis disabled Between 0.25 and 4.25Gbps with PRBS7 pattern for DS42MB100 @ -40°C to 85°C			35	pspp
DR	Data Rate (Note 9)	Tested with alternating 1-0 pattern	0.25		4.25	Gbps

Note 1: "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: Typical parameters measured at $V_{CC} = 3.3V$, $T_A = 25$ °C, and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

Note 3: IN+ and IN- are generic names refer to one of the many pairs of complimentary inputs of the DS42MB100. OUT+ and OUT- are generic names refer to one of the many pairs of the complimentary outputs of the DS42MB100. Differential input voltage V_{ID} is defined as IIN+-IN-I. Differential output voltage V_{OD} is defined as IOUT+-OUT-I.

Note 4: K28.7 pattern is a 10-bit repeating pattern of K28.7 code group {001111 1000}

K28.5 pattern is a 20-bit repeating pattern of +K28.5 and -K28.5 code groups {110000 0101 001111 1010}

Note 5: Device output random jitter is a measurement of the random jitter contribution from the device. It is derived by the equation $sqrt(RJ_{OUT}^2 - RJ_{IN}^2)$, where RJ_{OUT} is the total random jitter measured at the output of the device in psrms, RJ_{IN} is the random jitter of the pattern generator driving the device.

Note 6: Device output deterministic jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation (DJ_{OUT}-DJ_{IN}), where DJ_{OUT} is the total peak-to-peak deterministic jitter measured at the output of the device in pspp, DJ_{IN} is the peak-to-peak deterministic jitter of the pattern generator driving the device.

Note 7: t_{SKO} is the magnitude difference in the propagation delays among data paths. An example is the output skew among data paths from IN0± to OUT± and IN1± to OUT0±. Another example is the output skew among data paths from IN± to OUT0± and IN± to OUT1±. t_{SKO} also refers to the delay skew of the loopback paths of the same port and between similar data paths. An example is the output skew among data paths IN0± to OUT0± and IN1± to OUT1±.

Note 8: Thermal resistances are based on having 16 thermal relief vias on the DAP pad under the 0 airflow condition.

Note 9: This parameter is guaranteed by design and/or characterization. It is not tested in production.

Note 10: ESD tests conform to the following standards:

Human Body Model applicable standard: MIL-STD-883, Method 3015.7

Machine Model applicable standard: JESD22-A115-A (ESD MM standard of JEDEC)

Field-induced Charge Device Model: Applicable standard JESD22-C101-C (ESD FICDM standard of JEDEC)

Timing Diagrams




FIGURE 2. Driver Output Transition Time




FIGURE 3. Propagation Delay From Input To Output




FIGURE 4. Test Condition For Output Pre-Emphasis Duration




FIGURE 5. AC Test Circuit




FIGURE 6. Receiver Input Termination and Bias Circuit

9

Application Information




FIGURE 7. Application Diagram





FIGURE 8. Network Switch System With Redundancy

11

Physical Dimensions inches (millimeters) unless otherwise noted



LLP-36 Package Order Number DS42MB100TSQ NS Package Number SQA36A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	De	sign Support
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center new.feedback@nsc.com

Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 Tel: 1-800-272-9959

National Semiconductor Europe

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com